Maker Pro
Maker Pro

About Xilinx with VHDL Code

Murat Aslan

Mar 14, 2015
1
Joined
Mar 14, 2015
Messages
1
I'm writing a VHDL code for a full-adder (FA) using 2 half-adders and an OR gate.what should ı connect with XOR gate and how can ı link between XOR and OR gate.
 
Top