Login Join Maker Pro

# Data Acquisition Accuracy & Clock Jitter

R

#### RobertMacy

Jan 1, 1970
0
Having a bit of difficulty sorting out the effect on signals when there is
a bit of Clock Jitter in grabbing the Sampling point.

It appears that Clock Jitter DESTROYS the signal!

And, it is NOT a simple relationship. For example, low speed signals are
barely affected, but high speed signals...

And when both are present it's another matter. Which means that clock
jitter relates to the time signal when placing its 'stamp' upon your ADC's
performance.

So how does one determine the clock jitter allowable?

And, what is the minimum clock jitter I could expect in a well-designed
200MS/s system? Is there some way to get better?

L

#### Lasse Langwadt Christensen

Jan 1, 1970
0
Having a bit of difficulty sorting out the effect on signals when there is

a bit of Clock Jitter in grabbing the Sampling point.

It appears that Clock Jitter DESTROYS the signal!

And, it is NOT a simple relationship. For example, low speed signals are

barely affected, but high speed signals...

And when both are present it's another matter. Which means that clock

jitter relates to the time signal when placing its 'stamp' upon your ADC's

performance.

So how does one determine the clock jitter allowable?

once the signal is sampled all you have is amplitude so timing
error translates to amplitude error

it is bascially ~
jitter(s) * slewrate(V/s) = error (V)

I'm sure google can find a more formal calculation of what you need
for a given requirement

-Lasse

J

#### [email protected]

Jan 1, 1970
0
Having a bit of difficulty sorting out the effect on signals when there is

a bit of Clock Jitter in grabbing the Sampling point.

It appears that Clock Jitter DESTROYS the signal!

And, it is NOT a simple relationship. For example, low speed signals are

barely affected, but high speed signals...

And when both are present it's another matter. Which means that clock

jitter relates to the time signal when placing its 'stamp' upon your ADC's

performance.

So how does one determine the clock jitter allowable?

And, what is the minimum clock jitter I could expect in a well-designed

200MS/s system? Is there some way to get better?

Sample clk jitter has three components to consider: number of digitizing
levels, freq of the highest acquired signal,and the sample clk rate.

The way to think about this is in terms of slew rate. ie, how much time
does it take to create 1/2 LSB of error.

gl

R

#### RobertMacy

Jan 1, 1970
0
once the signal is sampled all you have is amplitude so timing
error translates to amplitude error

it is bascially ~
jitter(s) * slewrate(V/s) = error (V)

I'm sure google can find a more formal calculation of what you need
for a given requirement

-Lasse

Does that imply that oversampling would improve by the sqrt of the number
of 'over' samples; effectively improving the ADC system?

J

#### Jeroen Belleman

Jan 1, 1970
0
Having a bit of difficulty sorting out the effect on signals when there
is a bit of Clock Jitter in grabbing the Sampling point.

It appears that Clock Jitter DESTROYS the signal!

And, it is NOT a simple relationship. For example, low speed signals are
barely affected, but high speed signals...

And when both are present it's another matter. Which means that clock
jitter relates to the time signal when placing its 'stamp' upon your

So how does one determine the clock jitter allowable?

And, what is the minimum clock jitter I could expect in a well-designed
200MS/s system? Is there some way to get better?

It's easy enough: The error in a sample is proportional to
the product of the timing error and the rate of change of
the input signal.

The allowable jitter depends on the resolution of your
ADC. To give some idea, to digitize a 100MHz sine to
12 effective bits, you need clock jitter to be in the
fractional ps ballpark. Your results suggest that your
clock jitter is very bad indeed.

You get good jitter specs by choosing your sampling clock
source wisely: Quiet stable quartz oscillators, good layout
and decoupling. *Don't* put your clock through FPGAs or
other shared logic. Treat your clock as if it was a sensitive
analog signal.

Jeroen Belleman

Q

#### [email protected]

Jan 1, 1970
0
Having a bit of difficulty sorting out the effect on signals when there is
a bit of Clock Jitter in grabbing the Sampling point.

It appears that Clock Jitter DESTROYS the signal!

And, it is NOT a simple relationship. For example, low speed signals are
barely affected, but high speed signals...

And when both are present it's another matter. Which means that clock
jitter relates to the time signal when placing its 'stamp' upon your ADC's
performance.

So how does one determine the clock jitter allowable?

And, what is the minimum clock jitter I could expect in a well-designed
200MS/s system? Is there some way to get better?

This application note is apposite:
http://www.linear.com/docs/25374

R

#### RobertMacy

Jan 1, 1970
0
This application note is apposite:
http://www.linear.com/docs/25374

Thank you for Linear's App Note, the appnote has curves starting at 200 fS
rms, I've been trying to live with 500 fS and can almost make the system
work, then the AppNote goes on to mention the LT2209, which has 70 fS rms
aperture jitter!! That'll do it. Less than 100 fS rms aperture jitter is
possible. Since the my application already reduces the jitter by 10:1 [I
think] that makes the 'effective' jitter 10fS, and that almost works!,
thanks.

R

#### RobertMacy

Jan 1, 1970
0
We always use a jitter attenuator/clock distribution chip to drive our
high
speed ADC's, using low skew drivers to independently clock the ADC's and
FPGA.

Silicon labs do a good range as does TI. For example the Si5317 has an
input
clock freq. range of 1 - 700MHz and an output jitter of <290fs rms.

A lot of info. on jitter and clock trees is available from the SI
website.

http://www.silabs.com/products/clocksoscillators/clock-generator/Pages/default.aspx

Andy

Thank you for the URL, forgot about Silabs as a source. I can live with
more than 10% clock jitter everywhere BUT the data acquisition aperture.
'Rattling' around there causes havoc on the quality of digitizing the
input signal.

K

#### [email protected]

Jan 1, 1970
0
I'll do it happily if someone pays me.

(Wow -- that's why the other word for "consultant" is "whore", isn't it?)

Well, a "consultant" is paid for what he knows, not what (or who) he
does.

Replies
1
Views
921
Replies
15
Views
1K
Replies
0
Views
638
Replies
1
Views
977
G
Replies
1
Views
729
Mr Stonebeach
M