The value of sampling capacitor in Pipeline ADC Design

[Vincent]

Dear All:




I'm doing a 12 bit pipeline ADC design. The question is how big a
sampling capacitor should be? for Sampling and hold stage and first
MDAC stage. I knew it's come from the thermal noise (kT/C) limitation.
However, there are some examples which is far beyond this limitation!



Thanks for your help



Vincent