Maker Pro
Maker Pro

verilog code

sidra anam

Aug 31, 2015
1
Joined
Aug 31, 2015
Messages
1
I wANT To call a different submodule and provide a clock to them but i cant do that inside an always block so what is the correct style of wriring a code
 
Top