Maker Pro
Maker Pro

cables for digital signals

masudasim

Aug 25, 2012
6
Joined
Aug 25, 2012
Messages
6
Hello all

i am using FPGA board with ADC Ic and i have to provide clock signals (>40 MHz) from FPGA to ADC and digital output signals from ADC to FPGA.

What type of cables should i select for digital clock/data?

How much length of above cable i can use or in other words how far FPGA board can be placed from ADC board without clock distortion?

Please help me

Thanks
 

GreenGiant

Feb 9, 2012
842
Joined
Feb 9, 2012
Messages
842
you should be able to use just regular solid or multi core wire, 18/20 AWG or so, and being a digital signal it is less susceptible to noise/distortion. As long as you have a clean output you can go pretty far before there are issues. Its all dependent upon the voltage and current output capabilities, the higher the current capabilities the farther that you can go before you have too much loss over a long distance.
 

(*steve*)

¡sǝpodᴉʇuɐ ǝɥʇ ɹɐǝɥd
Moderator
Jan 21, 2010
25,510
Joined
Jan 21, 2010
Messages
25,510
I would recommend that whatever you do, that you buffer the clock on the ADC board using a schmitt trigger or similar.

I the cable is of any significant length, you may need something more exotic.

It would also be wise to use (at least) a twisted pair or perhaps a coaxial cable to prevent the radiation of the 40Mhz signal.

As to how far -- I would recommend "as short as possible"

If this is a clock signal, it's likely to have fast rise and fall times, and that means harmonics right up into (perhaps) GHz if you have fast logic. This seriously increases the chance of radiating something.
 

CDRIVE

Hauling 10' pipe on a Trek Shift3
May 8, 2012
4,960
Joined
May 8, 2012
Messages
4,960
You haven't mentioned if you're talking about inches, feet, yards, meters or whatever. When a high frequency signal has to travel over distance it should be via a transmission line. UTP and coaxial cable are good choices but neither constitute a "Transmission Line" unless the source impedance and the load impedance match the "Characteristic Impedance" of the line.

Chris
 
Top